Advances in semiconductor technology lead to the advancements in integrated circuits which have enhanced performance, reliability, cost effective, low power consumption, etc. To build a complex digital circuitry, millions of transistors are to be embedded onto a single chip to increase the performance and to improve the reliability of the electronic device. This paper aims at building of N-MOSFET, P-MOSFET, CMOS inverter and NAND gate using conventional SiO 2 oxide layer and high k oxide layer each of 45nm, 32nm and 22nm technologies respectively and to determine the percentage reduction in power dissipation using high k oxide layer in each device. The above mentioned devices are built using an online Predictive Technology Model tool and H-Spice simulation software and the simulated results are compared.
Introduction
A number of materials have been proposed to replace dielectric material in a MOSFET for future technology to reduce power dissipation in the device and hence in this work we develop a comparison of the percentage reduction in power loss using high K dielectric. The device model from Predictive Technology Models (PTM) of CMOS transistors" high K metal oxides in 45nm, 32nm and 22nm technology nodes are extracted to build up the required CMOS circuit in H-Spice user interface. H-Spice is a circuit simulation program which is used to perform transient analysis of several CMOS circuits. H-Spice enables the users to define parameters/expressions, provides modules of sub-circuits to include in the researcher"s design, enables to
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parameterize the values when the module initialization is needed, arithmetic operations can be performed on the parameters and even the circuit models can be altered in the complexity to describe the behaviour of single transistors and CMOS circuits. where VTO represents the threshold voltage, VS represents the static power input voltage, KOX represents the dielectric constant of oxide layer, EOT represents the equivalent oxide thickness in nm and W represents the device width. The "45nm.inc", "32nm.inc" and "22nm.inc" files are included in the netlists which are extracted from the PTM model where the by-default oxide thickness, t ox as 1.1nm. Similarly, "45nmhighk.inc", "32nmhighk.inc" and "22nmhighk.inc" files are included in the respective H-Spice CMOS inverter netlists which are extracted from the PTM model where the by-default oxide thicknesses are 6.5x10 -10 m, 5x10 -10 m & 4x10 -10 m for 45nm, 32nm & 22nm technology respectively. Here, if we consider that the dielectric constant of the oxide layer as 27 (which is of Lanthana), the thickness of high K oxide layer (t HiK ) used in 45nm technology CMOS is obtained to be 4.5nm w.r.t SiO 2 contained 45nm technology CMOS. The thickness of high K oxide layer (t HiK ) used in 32nm technology CMOS is obtained to be 3.46nm w.r.t SiO 2 contained 32nm technology CMOS and the thickness of high K oxide layer (t HiK ) used in 22nm technology CMOS is obtained to be 2.76nm w.r.t SiO 2 contained 22nm technology CMOS. The thickness of high K oxide layer is calculated from the formula, EOT = t ox = * t HiK (1)
Power Dissipation Reduction
Thereafter, CMOS NAND gate circuits of 45nm, 32nm and 22nm technology containing SiO 2 and high K oxide layers are built in the H-Spice simulator using the NAND gate design code from PTM models. In the same way, "45nm.inc", "32nm.inc", "22nm.inc" files are included in the NAND gate H-Spice netlists which are extracted from the PTM model similar to the previously built CMOS inverter circuits.
Simulation Analyses
The task of modelling the MOSFETs and CMOS circuits is accomplished and the built circuits are simulated for the power dissipation analyses. In CMOS, the power dissipation mechanisms are divided into two typesdynamic and static power dissipation. Dynamic power dissipation occurs when the circuit is operational, i.e. when the circuit is performing some task on some data. Static power dissipation occurs when the circuit is inactive or in a power-down mode. Dynamic power dissipation can be further subdivided into three typesswitched, short-circuit, and glitch power dissipation. All of these depend on the activity, timing, output capacitance, and supply voltage of the circuit. The repeated charging and discharging of the output capacitance is necessary to transmit information in CMOS circuits. The power consumption of a CMOS digital circuit can be represented as P = fCV dd 2 + fI short V dd + I leak V dd (2) where f represents the clock frequency, C represents the average capacitance per clock cycle, V dd represents the supply voltage, I short is the short circuit current and I leak represents the leakage current. The static power components are considered when there is no activity going on in the circuit and when they are biased to a particular state. The static power dissipation is due to the sub-threshold and reverse-biased leakage currents. Due to the down-scaling of threshold voltages, the sub-threshold leakage current is increasing and the subthreshold current has a dependence on the threshold voltage. The above table 1 shows the dynamic and static power dissipation of N-MOSFET using SiO 2 and high K oxide layers at 45nm, 32nm and 22nm technologies and their respective % reduction in power loss are calculated w.r.t. the power dissipation in SiO 2 oxide layer contained N-MOSFET. 
Simulation Studies of Silica and High K Oxide Contained MOS Circuits (45nm, 32nm and 22nm) for Power Dissipation Reduction
The above table 2 shows the dynamic and static power dissipation of P-MOSFET using SiO 2 and high K oxide layers at 45nm, 32nm and 22nm technologies and their respective % reduction in power loss are calculated w.r.t. the power dissipation in SiO 2 oxide layer contained P-MOSFET. The dynamic power dissipation in the MOS containing high K oxide layer is low as observed in the above tables due to the electric field shielding capacity of the dielectric material in the MOSFET. The static power dissipation of high K contained P-MOSFET is lower than the SiO2 contained P-MOSFET but in the N-MOSFET we observe a rise in static power dissipation in the high K contained N-MOSFET. This increase is due to the reason that the electrons which are screened in the dielectric oxide layer start tunnelling towards the gate or source due to the applied gate voltage and this result in a slight increase in the power dissipation in N-MOSFET as the electrons are the majority charge carriers. From the tables 1 & 2 it can be observed that the maximum reduction in power dissipation occurs in 45nm technology P-MOSFET. Table 3 shows the % reduction of static and dynamic power dissipation in CMOS inverter circuit from which it can be observed that the maximum % reduction in power loss occurs in 32nm technology node. Power Dissipation Reduction Table 4 shows the % reduction of static and dynamic power dissipation in CMOS NAND gate circuit from which it can be observed that the reduction of power loss occurs in the circuit in which high K insulator layer is contained and the maximum % reduction in power loss occurs in 45nm technology node. 
Conclusion
Introducing high K material in the MOS technology is a way to reduce the power dissipation of the circuit in 45nm, 32nm and 22nm technology nodes. This is very efficient technique as the above simulated MOSFETs and CMOS circuits are to be embedded into a chip through which the overall power dissipation would drastically decrease leading to a lower heating of the electronic device. The high K contained MOS circuits also reduces the leakage current which ultimately increases the device performance and power back-ups. Hence high K power gating is the most feasible solution to reduce the power dissipation effects.
